jzaghal
Active Member
 
Offline
Posts: 165
Thank You
-Given: 501
-Receive: 55
|
 |
« Reply #5 on: December 17, 2011, 07:21:28 19:21 » |
|
Hi,
Maybe this can help you;
FZH161 - 4x 2 input NAND, the transition from LSL at TTL levels [1 - common in. layout. 1 and 2], [2 - in the second. ukł.1; 3-N1, 4-Q1], [5 - in the second. ukł.2; 6-N2, 7-Q2], 8 - "-" Tray., [9-Q3; 10-N3 in 11-second. ukł.3], [12-Q4; 13-N4, 14-second in. ukł.4], [15-joint in. ukł.3 and 4}, 16 - "U +" Tray .. max. At 18V supply, the typical 350 ns delay.
|