Implement filter in verilog

[promach]

Dear all verilog seniors.

I am doing a small project to design an image filter in verilog.

The image filter can be summarized in this picture:


I have the following filter equation


h[ i][j] = A*h[i-1][j-1] + B*h[ i][j-1] + C*h[i+1][j-1] + D*h[i-1][j] + E*h[ i][j] + F*h[i+1][j] + G*h[i-1][j+1] + H*h[ i][j+1] + I*h[i+1][j+1]


However, I have no prior knowledge in RTL/verilog.


How should I proceed ?

[hate]

Where do you plan to store your image?

[Gallymimu]

he doesn't need to store the image, he just needs to work on 9 pixels at a time.  That is of course assuming he has a front end that can stream the correct 6 pixels for each calculation, otherwise he'll need external ram to store the whole thing and then address the 9 pixels he needs each calculation.

It shouldn't be an issue either way really as external memory access is basically off the shelf.

one approach, assuming that the image comes in serial streamed left to right row by row is:
take serial stream to store bitmap in memory
access memory for 9 pixels needed, produce calc,
store each calculated pixel to another bitmap.

there of course isn't enough information to offer any significant help.  the problem is not well specified and everyone is going to be guessing.